

Consider the function of F given below:

# A Pass Transistor based Multifunction Gate Design

## **Rajesh Kumar Datta**

Abstract: This study introduces a gate design that uses pass transistor switches and enables the implementation of all necessary logic gates with a single structure. This gate design can be used for efficient circuit resizing and creating secure obfuscated circuits. This work also presents simulation results that demonstrate the effectiveness of the gate in performing various logic gate operations.

Keywords: Logic Gate, UVM, Universal Logic Gate, Pass **Transistors** 

# I. INTRODUCTION

As the transistor in circuits is increasing more and more following Moore's law, the minimization of logic in the circuit has been an important research area for the last few decades. Many researchers are focusing on how the same function of any logic can be implemented with fewer transistors [1] [2] [3] [4]. Universal logic gates (UVM) can be a contributor to this circuit minimization technique, as they can reduce the size of circuits. Also, UVM can be used to secure the circuits by camouflaging the gates with its universal structure. In this work, we have presented the following:

- We model a Function that is equivalent to a multi-function logic and represents the validity of the function.
- We propose a logic gate that can implement all basic the logic gates (AND/NAND/OR/NOR/XOR/XNOR/NOT/BUF) with the same structure and less number of transistors than the regular gates.
- We propose the gate using already available technology and compare the gate with previously proposed methods. We present the working principle of the proposed gate and its implementation.

#### **II. MULTI FUNCTION LOGIC**

In this section, we formulate a generic function that can represent all the basic logic gates consisting of 2 inputs. We will use this function to model it with digital logic.

Check for updates

(1)

$$F = AX + A'Y$$

In this equation, A and A ' are constant inputs. X and Y are the inputs that can have any one value from the set of {A, A', B, B ' }. We now invert function F and get the following equation:

$$F' = (AX + A'Y)'$$
 (2)

Simplifying equation 2 we will gate the expression as follows:

$$F' = AX' + A'Y' + X'Y'$$
 (3)

Equation 3 can implement every basic 2 input gate logic depending on the values of the variables X and Y. We will explain how we can get all the logic gates implemented with this equation depending on the value of X and Y. For X and Y there are 4 possible values to for implementing all the logic gates truth table. We have total of 16 combinations for the values of X and Y. From these values, we can actually choose 8 different combinations to implement all the logic gates.

#### A. Implementation of Logic Gates

In Equation 3 we have two variables X and Y. As we mentioned earlier there are 4 options {A, A ', B, B '} from which we can choose the value of X and Y. Following are the values which we need to replace in Equation 3 to get the required logic gates:

AND: 
$$X = B'$$
,  $Y = A'$   
NAND:  $X = B$ ,  $Y = A$   
OR:  $X = A'$ ,  $Y = B'$   
NOR:  $X = B$ ,  $Y = A$   
XOR:  $X = B$ ,  $Y = B'$   
XNOR:  $X = B'$ ,  $Y = B$   
NOT:  $X = A$ ,  $Y = A$   
BUF:  $X = A'$ ,  $Y = A'$ 

To show an implementation if we replace the AND gate value of X and Y in Equation 3, we get the following:

$$F' = AX' + A'Y' + X'Y'$$
  
= A(B')' + A'(A')' + (B')'(A')  
= AB + AB  
= AB

This is basically the result of an AND gate. Similarly, we can implement XOR gate as below:

$$F' = AX' + A'Y' + X'Y' = A(B)' + A'(B')' + (B)'(B')' = AB' + A'B$$



Manuscript received on 14 July 2023 | Revised Manuscript received on 22 July 2023 | Manuscript Accepted on 15 September 2023 | Manuscript published on 30 September 2023. \* Correspondence Author(s)

Rajesh Kumar Datta\*, Department of Electrical and Computer Engineering, University of Texas at Dallas, Dallas, USA. Email: rajeshcuet10@gmail.com, ORCID ID: 0000-0001-8386-352X

© The Authors. Published by Lattice Science Publication (LSP). This is an CC-BY-NC-ND open access article under the license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Published By:



Fig. 1. Modeling of the Multi-Function Logic

This represents the implementation of the XOR gate. If we replace all the values according to the respective gates in Equation 3 we will get the Boolean function of each 2 input logic gates. With this information now if we can think of a way to implement a structure that can implement Equation 2 or Equation 3, that will give us a multi-function gate that can implement any of the base logic gates.

#### B. Gate Level Modeling of the Multifunction Logic

To implement the multi-function logic described with Equation 2 or Equation 3 can be represented in the gate-level design of logic. We can call this the modeling of the equations. In this work, we will use Equation 2 to represent the multi-function logic. Fig 1 presents the implementation of Equation 2 with all the options for X and Y in the equation. In the figure, we can see inputs of X and Y come from a 4x1 Multiplexer which represents the choice of the input we have for both X and Y. Based on the selection of k1 and k2 we get the required values for X and Y.

All kinds of 2-input multi-function gates can be modeled with this equation. Based on how many functions one camouflaged gate can implement the set of the value of X and Y will be selected.



Fig. 2. A Presentation of the Proposed Gate

#### **III. GATE DESIGN**

To implement a multi-function gate that has the functionality of all the logic gates we need to consider a structure that can implement these all with minimum transistors. For implementing Equation 2 we needed to consider a structure that can give all the outputs from the same structure depending on the input. For various input options, we can consider the dummy contact-based structure which has been already implemented in various research papers. We will replace the multiplexer of the gate model with the dummy contact-based connections.

Retrieval Number:100.1/ijvlsid.B1222093223 DOI:<u>10.54105/ijvlsid.B1222.093223</u> Journal Website: <u>www.ijvlsi.latticescipub.com</u>

Table 1. Required Contacts to Implement Respective Gates

Contacts	AND	NAND	OR	NOR	XOR	XNOR	NOT	BUF
Left	c4	c3	c2	c1	c3	c4	c2	c2
Right	c6	c5	c8	c7	c8	c7	c5	c6



Fig. 3. AND Gate Implementation and Truth Table

Now to implement Equation 2 we design a structure basedon pass transistor logic. The structure is given in Fig 2. In Table <u>1</u> we have represented the contacts that are needed to implement individual gates. There are 8 possible gates possible with this structure. The earlier dummy contact-based camouflage gates had to use lots of transistors to get different logic implementations with the same structure and also achieving all 8 logic gates with the same amount of transistors was not implemented with the same number of transistor connections. The structure we used is a very common structure of pass transistor logic with an inverted output and with some separating logic gate terminals. With this very easy structure, we can implement all the logic gates having 2 inputs.

#### A. Implementation of the Basic Gates

To explain the gate function we will discuss the implemen tation of some of the gates with the proposed pass transistor base structure. First, if we see the combination required for AND gate from Table 1. we will get the structure given in fig I. If we make the truth table for the structure, we.







Fig. 5. XOR Gate Implementation and Truth Table

Published By: Lattice Science Publication (LSP) © Copyright: All rights reserved.





will see it implements the logic for AND gate. Similarly, if we also look at the combinations they will implement the other logic gates. The basis of this kind of gate structure is passed transistor-based logic. With the correct combination, we can implement all kinds of gates. The contacts which are not required for any gate will be a dummy contact and will have no effect on the gate logic. If we take the inputs of this gate as per Table 1 and check with the correspondent gates truth table we will see this structure satisfies the logic gates truth table. Fig 3 shows an implementation of the AN D gate and the truth table of its implementation. We can see the

value of F in the truth table is following the output of AND gate. Similarly Fig. 4 and Fig. 5 shows the implementation of OR and XOR.

#### **Spice Simulation** В.

To test the correctness of the output from the proposed gate we simulated the gate in Spice and tested the outputs for different gates. We will present the output from the spice simulation in this part of the paper. Fig. 6 and Fig. 7 show the output of the hspice simulation of the AND and XOR structure.





Fig.7. XOR Gate Spice Simulation with the Proposed Structure



Published By:

# **IV. CONCLUSION**

In this study, we showed how to design a universal gate using the pass transistor. We showed how to model the circuit with logic gates and then propose the design with pass transistor. The spice simulation output of every gate implementation has been provided. The simulations showed the implementation of the logic gates were successful with the design.

Funding/ Grants/ Financial Support	No, I did not receive.			
Conflicts of Interest/ Competing Interests	No conflicts of interest to the best of our knowledge.			
Ethical Approval and Consent to Participate	No, the article does not require ethical approval and consent to participate with evidence.			
Availability of Data and Material/ Data Access Statement	Not relevant.			
Authors Contributions	I am only the sole author of the article.			

### REFERENCES

- 1. Rohit Lorenzo and Saurabh Chaudhury. Review of circuit level leakage minimization techniques in cmos vlsi circuits. IETE Technical review, 34(2):165-187, 2017. https://doi.org/10.1080/02564602.2016.1162116
- 2. Rajesh Kumar Datta. Implementing boolean functions with switching lattice networks, 2022. https://doi.org/10.48550/arXiv.2202.09551
- Rajesh Datta. Cvm: Crossbar-based circuit verification through 3 modeling. 2023. https://doi.org/10.20944/preprints202303.0397.v1
- 4 Ithihasa Reddy Nirmala, Deepak Vontela, Swaroop Ghosh, and Anirudh Iyengar. A novel threshold voltage defined switch for circuit camouflaging. In 2016 21th IEEE European Test Symposium (ETS), pages 1-2. IEEE, 2016.

# **AUTHORS PROFILE**



Rajesh Kumar Datta I am a graduate student at the University of Texas at Dallas, Texas, USA. My primary research interest lies in circuit level security. Additionally, I have worked on circuit design optimization. I earned an MS degree from Southern Illinois University Carbondale, USA, and a bachelor's degree from Chittagong University of Engineering and Technology, Bangladesh. I have

previously published four research papers. Currently, my focus is on secured hardware design for Integrated Circuits (ICs).

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of the Lattice Science Publication (LSP)/ journal and/ or the editor(s). The Lattice Science Publication (LSP)/ journal and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.



Retrieval Number: 100.1/ijvlsid.B1222093223 DOI:10.54105/ijvlsid.B1222.093223 Journal Website: www.ijvlsi.latticescipub.com

Published By: