G. Sasikala, G. Satya Krishna



Abstract: Now a days all embedded processors are manufactured in such a way that it may consume low power to provide longer life to the system using various low power techniques like clock gating, data gating, variable frequency mechanism, variable voltage mechanism and variable threshold techniques. In this paper these techniques are implemented using VHDL language in Vivado and results are compared to identify the better one among all possible ones. There are various characteristics compared here are power consumption, number of look up tables and number of flip flops consumed.

Keywords: VHDL, Clock Gating, Data Gating, Frequency Scaling.

I. INTRODUCTION

Low power enables longer life, so that all processors should be designed so that it will consume less power. Lower the power consumption lower the heat dissipation and hence the life time of the device is to be increased. Moreover, the systems with latest state of art comes in miniaturization and these low power techniques helps a lot in designing embedded processors.

II. LITERATURE REVIEW

Himanshu Chaudhary et al [1] explained the need of reducing power consumption especially in the area of synchronous design where the clock usage is high. With the use of clock gating technique, the power consumption was greatly reduced. V. Keerthana and Prasanth. J [2] demonstrated that in how many ways we can optimize the clock gating in order to reduce the power consumption by greater level. Priya Singh and Ravi Goel [3] explained briefly about the power optimization technique in sequential circuits using clock gating technique in order to reduce the power consumption and for better design of the system.

Dushyant Kumar Sharma [4] realized that there are some effects on design of the system, if we are using clock gating technique and it is clearly demonstrated.

Manuscript received on 14 January 2023 | Revised Manuscript received on 27 January 2023 | Manuscript Accepted on 15 March 2023 | Manuscript published on 30 March 2023. * Correspondence Author

Dr. G. Sasikala, Department of Electronics and Communication Engineering, Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, Morai (Tamil Nadu), India. E-mail: gsasikala@veltech.edu.in, ORCID ID: <u>https://orcid.org/0000-0003-3791-</u> 6250

G. Satya Krishna*, Department of Electronics and Communication Engineering, Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, Morai (Tamil Nadu), India. E-mail: <u>vtp3292@veltech.edu.in</u>, ORCID ID: <u>https://orcid.org/0000-0003-4962-954X</u>

© The Authors. Published by Lattice Science Publication (LSP). This is an <u>open access</u> article under the CC-BY-NC-ND license (<u>http://creativecommons.org/licenses/by-nc-nd/4.0/</u>)

Saurabh Kshirsagar and Dr. M B Mali [5] explained that clock gating is widely used in low power application to enable power efficient design and it helps to increase the life time of the device. Nandita Srinivasana et al [6] explained the various clock gating techniques in order to reduce the power consumption. Jagrit Kathuria et al [7] demonstrated the review of various clock gating techniques in which we can choose the best technique as per our requirement according to the situation. S.V. Lakshmi et al [8] compared the performance of various clock gating techniques and by that they suggesting which technique is better for which one. Harpreet Singh and Dr. Sukhwinder Singh [9] explained clock gating technique how it reduces the power consumption especially in VLSI circuits. M. Srialatha and G. Shyam Kishore [10] demonstrated that a comparative analysis of look ahead technique in clock gating. It clearly explains the need of low power consumption especially in miniaturization of circuits.

ShmuelWimer et al [11] explained design flow for Flip Flop using clock gating in the era of data driven mechanism in digital circuits. S.C Brunet et al [12] introduces multi clock domain for various circuits which are runs at various speed for optimizing the power consumption. W. Dobberpuhl et al [13] realized that a dual issue CMOS microprocessor for reducing power consumption. Frank Emnett et al [14] introduces the reduction of power usage with the help of clock gating technique. Gary K. Yeap et al [15] realized low power design for digital circuits. Finally, we are generating this paper with 4 sections. Section [1] is giving introduction and clear idea about topic. Section [2] covers literature survey. Section [3] covers basic block diagram. Section [4] covers methodology followed here to generate messages to alert the doctor and tables related to software logic. Section [5] covers results and analysis. Section [6] references.



Published By: Lattice Science Publication (LSP) © Copyright: All rights reserved.

III. **BLOCK DIAGRAM**

Clock gating:



Fig. 1: Clock Gating

The clock gating purpose is to stop the clock when there is no data toggling so that the power may be saved. Here the clock is fed to AND gate, if there is change in data then only output of AND gate is available and it is nothing but gated clock. Data gating:



Fig. 2: Data Gating

When enable is equals to zero then there is no change in output otherwise the D may be the output. Variable frequency:



Lattice Science Publication (LSP)

© Copyright: All rights reserved.

w.iivlsi.latticescipub.



Lower the frequency lower the power consumption. So, the available clock frequency will be scaled to produce the frequencies. For slow speed devices low power frequency may extend whereas high-speed devices will be fed with high clock frequency.



Fig. 4: Flow Chart for Clock Gating

If clock was enabled then it will be allowed further otherwise it will be stopped. If no clock then no power consumption. Clock will be extended based on our requirement so that the power consumption was reduced. **Data gating:**



Lattice Science Publication (LSP)

© Copyright: All rights reserved.

Exploring Inn

If Enable bit is set then only there is change in output otherwise same as previous. Variable Frequency:



Fig. 6: Flow Chart for Variable Frequency

The clock frequency is divided using counter to get the desired frequency. Lower the frequency lower the power consumption but system also work get slow down. So, the user can go for optimization based on his requirements he may choose the desired frequency accordingly.





of VLSI Design uelpul Exploring Innov Lattice Science Publication (LSP) © Copyright: All rights reserved. www.iivlsi.latticescipub.com



The above figure shows the result of clock gating technique. By allowing clock at required duration will help greatly in reduction of power consumption.

Data gating:



Fig. 8: Waveform for Data Gating

The above figure shows the result of data gating technique. With the help of enable bit we can made the system as active and it leads to reduce the power consumption. Always the result shows data gating is more effective compared to clock gating especially from power consumption point of view



Fig. 9: Output 585 Hz in CRO





Fig. 11: Output 146 Hz in CRO

The Above three figure shows how to scale the clock frequency using counter. Lower the frequency lower the power consumption.





3.目149年(日和×市 参考者)14(1	3 🗅 🗿 🍕 🖺 🤪 😸 Defantkarpen 🚽 🖉 👰 🍡 🕀	methics_betadeneses 100420		
Tex taxigetor = 0 1	Implemented Design - Inpl. () arth025dp404-1 (artha)	7.1		
Windorfere .	E Project Semmery x @ Decis: x @ digating.ebs x	- O U -		
Several decidage Several decidage Several decidage Several decidage Several decidage Several decidade del dege Several decidade del dege Several decidade del dege	Stata: Concelle Merage: <u>Austrian</u> Austrian <u>teritii</u> Refer whotologialeri Savinge: <u>Valadoriberatifula</u>	Nature Erelicit Hossigni Ø datom Ø datom Ø datom		
f Sydue	TBC Validitions	Tening		
Op Sprofesen Datings Sprofesen Sprofesen Sprofesen Sprofesen	Sumary: () Estad namiga () Excellen	When Heydna Tank (MK): 40 Heid Hayana Saka (MK): 46 Huidheid Falles Thebraha (MK): 46 Tanak Wand of Debates: 46		
		askenotof (remittan) Settap Hall Role with		
	Utilization instructions Utilization instructions	Paneer Setal low-thing free cett 92.8 W Janchinn Temperahene: 22.8 °C Homa Margan cut 20.1 (0.017) Preven angled an well day dayses 0.01 Confidence well Medica Zookmanadologen Bacer Setal confidence		
 Bathen Settige Constraint Settige Specific Station with Constraint Settige 		Summary Dr. Ora		

Fig. 12: Clock gating summary

The above figure shows the clock gating summary.it gives the details about power consumption, Look up table, Flip flops, Buffer's, I/O's and memory consumption in percentages.

leigator + - 1	implemented Design-repl_1 uz?x02dp-0+1 uz?x0			
ε φ	E frequet Summary X @ Device X @ daugating the X	1.0 2		
sport Hanagar	Synthesis Sinas: "Corpins Verseque Corpins Co	Inspiration Status of Complete Newspaces we enrous an enringe Action ranz solid, if Name cold/cold/price 1 Streaming Konder/Cold/price 1 Streaming Konder/Cold/price 1 Streaming Konder/Cold/price 1 Streaming Konder/Cold/price 2 Streaming Konder/Cold/price 3		
A towarded togs	DHC Variations	Trong		
nikion () Breisten Sellinge () An Senimon Selden () Selen Lans Sellinge () Senimon Sellinge	Samers 🚯 Zathal vaninga 🚯 Engling	When the call as Took (pitch) - MA Transforgantise Balan (THD) - MA Transforgantise and Transforgantise - MA Transforgant and Transforgantise - MA Emble or pitch in emol transforgantise Setting) - Hold, Thole Holds		
-	Officiality and tailors take	Fiam		
© Gantesk Inthese	17 1 16 7 1 16 10 10 19	Total On-Chap Inner: 0.236 W Jannition Temperature: 27.7 °C Iterati Parget 37.3 °C (% ± 0) Sharita EV: 13.5 °C (W		
Bederstand Skillinge Bederstand Skillinge Bederstand Skillinge Bederstand Dudge Bederstand Dudge Bederstand Dudge Bederstand Dudge Bederstand Skillinge Constantia Bederstand Skillinge Skillinge Pyr Rugert Dudg Skillinge	6440 0 22 55 75 220 (diaden(%) And - particular And - particula	Verer sagled wall for drawner WV. Cartiferon wall History Rading tall (yest Hamp		
E Report Gold Tote action	al D to g D D W G term	Generaty Change		

Fig. 13: Data gating summary

The above figure shows the data gating summary.it gives the details about power consumption, Look up table, Flip flops, Buffer's, I/O's and memory consumption in percentages



" I DE AL AT ME V AND A REAL	a a a state a state a state at	
The Leapen 2 ×	Faborated Series - w2x22crp34+1 (jcrtas)	
4.X.4	2 Project Summary & Scherade a Guertesute a	1 D C
Project Hanager Project Hanager Project Service	Synthesis Status of Complexe Managers (Complexe Active non coloc) Active non coloc) Total In-Active (Complexe Status) In-Managers (Complexe In-Managers) In-Managers (Complexe) In-Managers (Compl	Implementation Skraar: wf Consiste Naxagea Narrans in rearings Active nom wmr.s. Are: schhöllongdöl-4 Naxagea traubit nationale tar Unlikele Terminany traubit nationale tar Unlikele Terminany traubit nationale tar Unlikele Sammany Raxie State
By developmentary beings	DRC Violations	Timing
Struktor Contract Statings Standards Stan	Sumaria (* 1900) Kurtinala Gil Foormet	Waart Heigelin - Elect (Wild): 1205 m Heid Registre Under (Mild): 9 m Naumer et Faling Engelsen: 0 Frauliser et Falingson: 0 Heidenschaft, wins Nation 1 Setting Heid: Politie Holtin (
C have the voltage C report Nac S portions S portions S portions S portions S portions S portions P portions S portions P porti	Utilization Proc Insplomatation	Power Notifies Preparature: 22.2 °C Transfiles Preparature: 22.3 °C 10.0 °C Thomain Magnet: 23.3 °C 10.0 °C When the file 23.3 °C 10.0 °C Now constrained to the file device: 24.3 °C 10.0 °C Now constrained to the file device: 24.0 °C 10.0 °C Value Tables: 10.0 °C Stammary: You the 10.0 °C
Control to any Decounts	and the lot of the community	

Fig. 14: Variable frequency summary

The above figure shows the Variable frequency summary.it gives the details about power consumption, Look up table, Flip flops, Buffer's, I/O's and memory consumption in percentages

Table 1: Table for	Comparison of	Parameters using	Various Methods
--------------------	---------------	------------------	-----------------

Total On chip Power	LUT %	FF %	IO %	BUFG %	MMCM %	Method
0.239 W	1	1	2	6	25	Clock gating
0.236 W	1	1	3	6	25	Data gating
0.236 W	1	1	3	6	25	Variable frequency









Fig15: Bar graph for comparison of parameters using various methods

VI. CONCLUSION

In this paper, as per results observed by simulation data gating saves more power compared to clock gating. Data gating and variable frequency methods the power consumption was same. Lower the power consumption that leads to lower the heat dissipation and it enable longer life to the system especially in the field of system on chip using Nano meter technology because heat dissipation takes place major role in deciding life time of the device.

Funding/ Grants/ Financial Support	No, I did not receive.			
Conflicts of Interest/ Competing Interests	No conflicts of interest to the best of our knowledge.			
Ethical Approval and Consent to Participate	No, the article does not require ethical approval and consent to participate with evidence.			
Availability of Data and Material/ Data Access Statement	Not relevant.			
Authors Contributions	All authors have equal participation in this article.			

DECLARATION

REFERENCES

- Himanshu Chaudhary, Nitish Goyal, Nagendra Sah, "Dynamic Power Reduction Using Clock Gating: A Review", IJECT Vol. 6, Issue 1, Jan - March 2015, ISSN: 2230- 7109 (Online) | ISSN: 2230-9543 (Print).
- V.Keerthana, Prasanth.J, "An Optimal Exploration of Different Clock Gating Techniques in VLSI Circuits", SSRG International Journal of VLSI & Signal Processing (SSRG-IJVSP) – volume 3 Issue 4 July - August 2016, ISSN: 2394 – 2584.
- Priya Singh, Ravi Goel, "Clock Gating: A Comprehensive Power Optimization Technique for Sequential Circuits", IJARCST 2014, Vol. 2, Issue 2, Ver. 2 (April - June 2014), ISSN: 2347 - 8446 (Online), ISSN: 2347 - 9817 (Print).

- Dushyant Kumar Sharma, "Effects of Different Clock Gating Techniques on Design", International Journal of Scientific & Engineering Research Volume 3, Issue 5, May-2012 1 ISSN 2229-5518.
- Saurabh Kshirsagar, Dr. M B Mali, "A Review of Clock Gating Techniques in Low Power Applications", International Journal of Innovative Research in Science, Engineering and Technology (An ISO 3297: 2007 Certified Organization) Vol. 4, Issue6, June 2015, ISSN (Online): 2319-8753, ISSN (Print): 2347-6710.
- Nandita Srinivasana , Navamitha.S.Prakash, Shalakha.D , Sivaranjani .D , Swetha Sri Lakshmi.G,B.Bala Tripura Sundari (2015), "Power Reduction by Clock Gating Technique", Elsevier Procedia Technology21 pp.631–635. [CrossRef]
- Jagrit kathuria, M.Ayoubkhan, Arti Noor, "A review of clock gating techniques", MIT International journal of electronics and communication engineering, vol.1 n0.2, Aug 2011, pp 106-114.
- S.V.Lakshmi , P.S.Vishnu Priya and Mrs.S.Prema, "Performance Comparison of Various Clock Gating Techniques", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 1, Ver. II (Jan - Feb. 2015), pp.15-20, e-ISSN: 2319 –4200, p-ISSN No. : 2319 – 4197.
- Harpreet Singh, Dr. Sukhwinder Singh "A Review on Clock Gating Methodologies for power minimization in VLSI circuits", International Journal of Scientific Engineering and Applied Science (IJSEAS) – Volume-2, Issue-1, January 2016 ISSN:2395-3470
- M. Srilatha, G. Shyam Kishore, "A comparative analysis of lookahead clock gating using 22nm technology", International Journal of Engineering & Science Research, July 2015, Vol-5 Issue-7 pp 654-658, ISSN 2277-2685
- Shmuel Wimer, Member, IEEE, and Israel Koren, Fellow, IEEE, "Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating", IEEE Transactions on VLSI systems, Vol. 22, no. 4, APRIL 2014 pp.771 [CrossRef]



Published By: Lattice Science Publication (LSP) © Copyright: All rights reserved.

- 12. S.C Brunet et al., "Partitioning and optimization of high level stream applications for multi clock domain architectures," in. Proc. IEEE Workshop Signal Process Syst., Taipei, Taiwan, pp.1777-182, Oct.2013. [2] D. [CrossRef]
- 13. W. Dobberpuhl et al., "A 200-MHz 64-b dual-issue CMOS microprocessor," in IEEE Journal of Solid-State Circuits, vol. 27, no. 11, pp. 1555-1567, Nov. 1992. [CrossRef]
- 14. Frank Emnett, Mark Biegel, Power Reduction Through RTL Clock Gating, SNUGSan Jose, 2000.
- 15. Gary K. Yeap, Practical Low Power Digital VLSI Design, Kluwer Publishing, 1998.

AUTHOR PROFILE



Dr. G. Sasikala, working as professor in Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, Chennai in ECE department. My area of expertise are VLSI and Embedded Systems. I was published almost 67 articles in various reputed journals and conferences from so far.



Gangisetti Satya Krishna, currently studying Mtech in Embedded systems in Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, Chennai. I was published a paper on New Paradigm in an intelligent patient monitoring system in hospital in international journal of engineering research in computer science and technology (IJERCSE-2022). My area of expertise are Embedded

Systems and Radar technology.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of the Lattice Science Publication (LSP)/ journal and/ or the editor(s). The Lattice Science Publication (LSP)/ journal and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.



Retrieval Number: 100.1/ijvlsid.A1216033123 DOI: 10.54105/ijvlsid.A1216.033123 Journal Website: www.ijvlsi.latticescipub.com